shc Project Status (03/14/2017 - 11:27:54) | |||
Project File: | Shematic.xise | Parser Errors: | No Errors |
Module Name: | shc | Implementation State: | Programming File Generated |
Target Device: | xc3s400-5pq208 |
|
No Errors |
Product Version: | ISE 14.7 |
|
No Warnings |
Design Goal: | Balanced |
|
All Signals Completely Routed |
Design Strategy: | Xilinx Default (unlocked) |
|
All Constraints Met |
Environment: | System Settings |
|
0 (Timing Report) |
Device Utilization Summary | [-] | ||||
Logic Utilization | Used | Available | Utilization | Note(s) | |
Number of Slice Flip Flops | 51 | 7,168 | 1% | ||
Number of 4 input LUTs | 28 | 7,168 | 1% | ||
Number of occupied Slices | 36 | 3,584 | 1% | ||
Number of Slices containing only related logic | 36 | 36 | 100% | ||
Number of Slices containing unrelated logic | 0 | 36 | 0% | ||
Total Number of 4 input LUTs | 63 | 7,168 | 1% | ||
Number used as logic | 28 | ||||
Number used as a route-thru | 35 | ||||
Number of bonded IOBs | 10 | 141 | 7% | ||
Number of BUFGMUXs | 1 | 8 | 12% | ||
Average Fanout of Non-Clock Nets | 2.06 |
Performance Summary | [-] | |||
Final Timing Score: | 0 (Setup: 0, Hold: 0) | Pinout Data: | Pinout Report | |
Routing Results: | All Signals Completely Routed | Clock Data: | Clock Report | |
Timing Constraints: | All Constraints Met |
Detailed Reports | [-] | |||||
Report Name | Status | Generated | Errors | Warnings | Infos | |
Synthesis Report | Current | سم شلبم 14. كارس 11:26:13 2017 | 0 | 0 | 1 Info (1 new) | |
Translation Report | Current | سم شلبم 14. كارس 11:27:29 2017 | 0 | 0 | 0 | |
Map Report | Current | سم شلبم 14. كارس 11:27:33 2017 | 0 | 0 | 2 Infos (0 new) | |
Place and Route Report | Current | سم شلبم 14. كارس 11:27:40 2017 | 0 | 0 | 2 Infos (0 new) | |
Power Report | ||||||
Post-PAR Static Timing Report | Current | سم شلبم 14. كارس 11:27:43 2017 | 0 | 0 | 6 Infos (0 new) | |
Bitgen Report | Current | سم شلبم 14. كارس 11:27:48 2017 | 0 | 0 | 1 Info (0 new) |
Secondary Reports | [-] | ||
Report Name | Status | Generated | |
Post-Synthesis Simulation Model Report | Out of Date | دنشلبم 13. كارس 15:02:13 2017 | |
WebTalk Report | Current | سم شلبم 14. كارس 11:27:49 2017 | |
WebTalk Log File | Current | سم شلبم 14. كارس 11:27:54 2017 |