SPI Project Status (04/28/2017 - 19:25:51) | |||
Project File: | SPI_FPGA.xise | Parser Errors: | No Errors |
Module Name: | SPI | Implementation State: | Programming File Not Generated |
Target Device: | xc3s400-4pq208 |
|
|
Product Version: | ISE 14.7 |
|
|
Design Goal: | Balanced |
|
|
Design Strategy: | Xilinx Default (unlocked) |
|
|
Environment: |
|
Detailed Reports | [-] | |||||
Report Name | Status | Generated | Errors | Warnings | Infos | |
Synthesis Report | ||||||
Translation Report | ||||||
Map Report | ||||||
Place and Route Report | ||||||
CPLD Fitter Report (Text) | ||||||
Power Report | ||||||
Post-PAR Static Timing Report | ||||||
Bitgen Report |
Secondary Reports | [-] | ||
Report Name | Status | Generated | |
WebTalk Report | Current | جمعه 28. آوريل 19:25:43 2017 | |
WebTalk Log File | Current | جمعه 28. آوريل 19:25:51 2017 |