Scanned by CamScanner

Latch versus Register

- Latch
  stores data when clock is low
- Register
  stores data when clock rises



Digital Integrated Circuits
A Design Perspective

Jan M. Rabaey
Anantha Chandrakasan
Borivoje Nikolic

Designing Sequential Logic Circuits

November 2002

Latches



Sequential Logic



2 storage mechanisms
- positive feedback
- charge-based

Latch-Based Design

- N latch is transparent when $\phi = 0$
- P latch is transparent when $\phi = 1$



Naming Conventions

- In our text:
  - a latch is level sensitive
  - a register is edge-triggered
- There are many different naming conventions
  - For instance, many books call edge-triggered elements flip-flops
  - This leads to confusion however

Positive Feedback: Bi-Stability



Timing Definitions



Meta-Stability



Characterizing Timing



Writing into a Static Latch



Maximum Clock Frequency



Scanned by CamScanner

Scanned by CamScanner

Master-Slave (Edge-Triggered) Register



Two opposite latches trigger on edge
Also called master-slave latch pair

Mux-Based Latches

Negative latch (transparent when CLK= 0)



$Q = \overline{Clk} \cdot Q + Clk \cdot In$

Positive latch (transparent when CLK= 1)



$Q = Clk \cdot Q + \overline{Clk} \cdot In$

Master-Slave Register

Multiplexer-based latch pair



Mux-Based Latch



Clk-Q Delay



Mux-Based Latch



NMOS only

Non-overlapping clocks

Scanned by CamScanner

Overpowering the Feedback Loop — Cross-Coupled Pairs

NOR-based set-reset



Setup Time



Cross-Coupled NAND



Reduced Clock Load Master-Slave Register



Sizing Issues



Output voltage dependence on transistor width

Transient response

Avoiding Clock Overlap



Scanned by CamScanner

Setup/Hold Time Illustrations



Storage Mechanisms



Setup/Hold Time Illustrations



Making a Dynamic Latch Pseudo-Static



Setup/Hold Time Illustrations



More Precise Setup Time



Scanned by CamScanner

Tsetup : زمانی که قبل از آن کلاک باید ستابل آماده شده باشد. - قبل از اینکه کلاک بیاید از چند نانو ثانیه قبل دیتا D دیگر نباید تغییر کند

Setup/Hold Time Illustrations



Setup/Hold Time Illustrations



اگر D و کلاک با هم بیایند ← D عملا دیر حساب میشود
یک شیرو و کلاک و D هم زمان بیایند هر آن لحظه متواریت را می بینیم و فکر کنیم سویچ دیتا میشود. ① → ۰

Setup/Hold Time Illustrations



Setup/Hold Time Illustrations



آیا دیتا هم نیاز هست که ستابل ما باید از چند؟
باید زمان به اندازه ۰ لحاظ داشته باشد که از سویچ گیت رد شود و حلقه را کامل کند. و گرنه ستابل از بین خواهد رفت.
* داده هایی مدت جبل و بعد از آن قفل و کلاک باید داشته باشد

Setup/Hold Time Illustrations



Setup/Hold Time Illustrations



Scanned by CamScanner

Pipelining



Reference Pipelined

Clock Period	Adder	Absolute Value	Logarithm
1	$a_1 + b_1$		
2	$a_2 + b_2$	$\lvert a_1 + b_1 \rvert$	
3	$a_3 + b_3$	$\lvert a_2 + b_2 \rvert$	$\log(\lvert a_1 + b_1 \rvert)$
4	$a_4 + b_4$	$\lvert a_3 + b_3 \rvert$	$\log(\lvert a_2 + b_2 \rvert)$
5	$a_5 + b_5$	$\lvert a_4 + b_4 \rvert$	$\log(\lvert a_3 + b_3 \rvert)$

Setup/Hold Time Illustrations



Other Latches/Registers: TSPC



Positive latch (transparent when CLK= 1) Negative latch (transparent when CLK= 0)

Other Latches/Registers: C²MOS



"Keepers" can be added to make circuit pseudo-static

Including Logic in TSPC



Example: logic inside the latch AND latch

Insensitive to Clock-Overlap