

Switching mechanism in multi-core systems

Midia Reshadi, Ph.D

**CE Department of
Science and Research Branch of Islamic Azad
University**

Outline


- **Router micro architecture**
- **Switching methods**
- **References**



2006




2009




2004

© Midia Reshadi



Switch micro-architecture





© Mida Reshadi




© Mida Reshadi






Example



© Midia Reshadi

Circuit switching


- **Pre-allocation of resources (links)**
- **Probe (a small set up message) is sent to reserve the links**
- **Probs reaches the destination**
- **Acknowledgement message transmitted back**
- **Source receives the ack**
- **Source release the message**



© Midia Reshadi


Circuit switching

- This switching is sufficient for the large message
- It can be implemented bufferless
- Poor bandwidth utilization




© Midia Reshadi

Circuit switching: Example



Source: 0
Destination: 8
S: set up flit
A: Ack flit
D: Data msg
T: Tail flit



© Midia Reshadi

Packet switching

- **Store and forward**
- **Virtual cut through**



© Midia Reshadi


Store and forward

- **Store and forward**
 - The main unit=packet
 - Entire packet must be received before forwarding any part of packet
 - Long delay at each hop
 - Unsuitable for on-chip network (delay intensive networks)
 - High buffer size



© Midia Reshadi

Store and forward




H: header flit
B: Body flit
T: tail flit



© Midia Reshadi

Virtual cut-through

- To reduce the delay packet at each hop
- Allows transmission before the entire packet is received



No flits can proceed until all 5 flit buffers are available.

(a) VCT with no delay

(b) VCT with delay



© Midia Reshadi

Virtual cut-through

- Packets move forward only if there is enough storage at the next router
- In on-chip networks: large packet size (64-128 byte cache lines)



© Midia Reshadi

Flit-based flow control


- To reduce the buffering requirements
- **WORMHOLE switching**
 - It allocates storage and bandwidth in flit-sized units
 - The flit can depart the current node as soon as there is sufficient buffering for this flit.
- **pros and cons**
 - Need small buffer
 - inefficient use of link bandwidth: why?
 - when a packet is **blocked**, all of the physical links held by that packet are **left idle**
 - Effective use of buffers
 - Suffering throughput:
 - because other packets queued behind the blocked packet are unable to use the idle physical links.




© Midia Reshadi

• Wormhole flow control reduces packet latency

- by allowing a flit to leave the router as soon as a downstream buffer is available




Virtual channels



© Midia Reshadi

Virtual channels

- head-of-line blocking in flow control, thus extending throughput.



© Midia Reshadi

HoL Blocking reference

Virtual Channels Planning for Networks-on-Chip

Ting-Chun Huang, Umit Y. Ogras, Radu Marculescu
Computer Science Division
University of California, Berkeley
Berkeley, CA 94720-1776, USA
[tingchun, ogras, rcmarc]@eecs.berkeley.edu

Abstract

The virtual channels (VCs) approach is a well-known technique for avoiding head-of-line (HoL) blocking in networks-on-chip (NoCs). However, it is not clear how to plan the VCs in a NoC. In this paper, we propose a novel VCs planning algorithm that can be used to plan the VCs in a NoC. The algorithm is based on a novel VCs planning algorithm that can be used to plan the VCs in a NoC. The algorithm is based on a novel VCs planning algorithm that can be used to plan the VCs in a NoC.

1. Introduction

The virtual channels (VCs) approach is a well-known technique for avoiding head-of-line (HoL) blocking in networks-on-chip (NoCs). However, it is not clear how to plan the VCs in a NoC. In this paper, we propose a novel VCs planning algorithm that can be used to plan the VCs in a NoC. The algorithm is based on a novel VCs planning algorithm that can be used to plan the VCs in a NoC. The algorithm is based on a novel VCs planning algorithm that can be used to plan the VCs in a NoC.

Downloaded from ascelibrary.org by University of California, Berkeley on 06/06/15
Copyright ASCE, For All Rights Reserved, No part of this document may be reproduced, stored in a retrieval system, or transmitted, in any form or by any means, electronic, mechanical, photocopying, recording, or by any information storage and retrieval system, without permission in writing from ASCE.



Virtual Channels Planning for Networks-on-Chip
Ting-Chun Huang, Umit Y. Ogras, Radu Marculescu

© Midia Reshadi

HoL Blocking




Fig.2

Virtual Channels Planning for Networks-on-Chip
Ting-Chun Huang, Umit Y. Ogras, Radu Marculescu





Fig.3



© Midia Reshadi

Virtual channels


- VCs can be applied to the:
 - Circuit switching → virtual circuit switching
 - Packet switching
 - Virtual cut-through switching
 - Wormhole switching



© Midia Reshadi



Walk-through Example



© Mitha Reshadi

Summary

	Links	Buffers	Comments
Circuit-switching	Messages	N/A (buffer-less)	Requires setup & acknowledgment
Store and Forward	Packet	Packet	Head flit must wait for entire packet before proceeding on next link
Virtual Cut Through	Packet	Packet	Head can begin next link traversal before tail arrives at current node
Wormhole	Packet	Flit	Head of line blocking reduces efficiency of link bandwidth
Virtual Channel	Flit	Flit	Can interleave flits of different packets on links



© Mitha Reshadi

