


# Principles of interconnection networks

Midia Reshadi, Ph.D  
CE Department of Science and research Branch  
of Islamic Azad University (SRBIAU)  
[reshadi@ieee.org](mailto:reshadi@ieee.org)

## Outline

- Principles and Concepts
- How we walk through the concepts
- What we do next?

The base reference of this presentation. The Figures have been snap shot from this book




©Midia Reshadi

## IP Core

- define core as a pre-designed, pre-verified hardware piece that can be used as a building block for large and complex applications on an IC
  - R. Gupta, Y. Zorian, Introducing core-based system design, IEEE Des. Test Comput. 14 (4) (1997) 15–25.
- IP core can be:
  - Processor /Processing Element (PE)
  - Memory
  - DSP
  - IO module
  - ...


### Multi-Engine Processor Architecture for Parallel Processing

Multiple Engines Running Multiple Tasks



©Midia Reshadi

## Example: *S-GOLD3H*



F. Angiolini, Interconnection system for highly integrated computation device, Ph.D. Thesis.

©Midia Reshadi

## Trend

Uni core processor: increasing the frequency

1993, Pentium

1997, Pentium MMX

1997, Pentium II

2001, Pentium 4

Northwood

Core to core communication?

Multi-core processors: Increasing the number of processors

2005, Pentium D


2006, Core 2 Duo (Conroe)

2006, Core 2 Quad (Kentsfield)


2007, TeraScale 80-core prototype

©Midia Reshadi


## Multi-core: Chip multiprocessor era




RAW  
MIT 16 I/Os  
2002



Sun Niagara  
8 cores  
2005




Sony/Toshiba/IBM Cell  
9 cores  
2006




©Midia Reshadi

## IBM Cell





©Midia Reshadi


## IBM Cell




©Midia Reshadi



## Cont,...




Tiler TILE-Gx100  
100 cores  
2009



NVIDIA Fermi  
512 cores  
2010

©Midia Reshadi


## What is the interconnection network?



©Midia Reshadi

## Uses of Interconnection Networks

1. The number of terminals
2. The *peak bandwidth of each terminal*
3. The *average bandwidth of each terminal*
4. The required *latency*
5. The *message size or a distribution of message sizes*
6. The *traffic pattern(s) expected*
  - For example, each terminal might send messages to all other terminals with equal probability. This is the *random* traffic pattern.
7. The required *quality of service*
8. The required reliability and availability of the interconnection network




©Midia Reshadi

## Uses of Interconnection Networks

7. The required *quality of service*
  - QoS involves the *fair allocation of resources under some service policy*
  - For example, when multiple messages are contending for the same resource in the network, this contention can be resolved in many ways.
  - FCFS order based
8. The required reliability and availability of the interconnection network
  - *Reliability is a measure of how often the network correctly performs the task of delivering messages*
  - The *availability of a network is the fraction of time it is available and operating correctly*
  - In an Internet router, an availability of 99.999% is typically specified — less than five minutes of total downtime per year.

©Midia Reshadi

## Processor-Memory Interconnect




©Midia Reshadi



Parameter	Value
Processor ports	1–2,048
Memory ports	0–4,096
Peak bandwidth	8 Gbytes/s
Average bandwidth	400 Mbytes/s
Message latency	100 ns
Message size	64 or 576 bits
Traffic patterns	arbitrary
Quality of service	none
Reliability	no message loss
Availability	0.999 to 0.99999




©Midia Reshadi






## Note: message and packet




©Midia Reshadi

## Topology



©Midia Reshadi

## Topology (Cont,...)



Define as matrix to import  
to the program


Graph lab tool

©Midia Reshadi

## Routing

- The routing method employed by a network determines the path taken by a packet from a source terminal node to a destination terminal node.


$$P = \{c_1, c_2, \dots, c_k\}$$



- Dimension order routing
- routing first in the x-dimension to reach node 21 and then
- in the y-dimension to reach destination node 22.
- This route is a *minimal route*


©Midia Reshadi

## Routing (Cont,...)



©Midia Reshadi

## Routing



©Midia Reshadi

## Flow Control

- Flow control manages the allocation of resources to packets as they progress along their route.

- Resources:

- Channel
- Buffer
  - Register
  - Memory



Topology




Routing

Flow control

©Midia Reshadi


## Flow control

- Deadlock
- Time space diagram (store and forward/ virtual cut through) examples



©Midia Reshadi

## Router Architecture



©Midia Reshadi

## Home work

- Write your idea about following articles:
  - How do you define/describe a topology in your program, I recommend to use Matlab for the test of your idea. This framework lets you to abstract the algorithm and eases the verification.
- Send your solutions to [ce.srbiau@gmail.com](mailto:ce.srbiau@gmail.com)
- The email subject keyword: PD\_P01\_89\_90\_1
- Write your idea in Persian or English (I strongly recommend the English language)

©Midia Reshadi

## **Simulation: Concurrent VLSI Architecture group at Stanford University.**

- CVA project
- Downloading:
- svn co <https://booksim.svn.sourceforge.net/svnroot/booksim>
- Dependency
  - G++  $\geq 3$
- parser
  - LEX
  - YCC

©Midia Reshadi

## **Build & run**

- Build:
  - make
- run
  - ./booksim [configfile]

©Midia Reshadi

## Examples

```
// Topology
topology = torus;
k = 4;
n = 2;
// Routing
routing_function = dim_order;
// Flow control
num_vcs = 1;
vc_buf_size = 4
// Traffic
traffic = uniform;
injection_rate = 0.15;
```

```
topology = single;
in_ports = 10;
out_ports = 10;
routing_function = single;
// Flow control
num_vcs = 1;
vc_buf_size = 4
traffic = uniform;
use_read_write = 0;
injection_rate = 0.4;
```

©Midia Reshadi

## Examples

```
// Topology
topology = mesh;
k = 4;
n = 2;
// Routing
routing_function = dor;
// Flow control
num_vcs = 1;
vc_buf_size = 4
// Traffic
traffic = uniform;
injection_rate = 0.15;
```

CMESH?

©Midia Reshadi

